

Verilog: HDL • Describes logic • Used as input Gates to synthesis/simulation

Combinational Logic: Only depends on present inputs • No memory

Sequential Logic: Has memory • includes feedback • Synchronous uses a clock

Boolean Properties: Commutative $XY = YX$ Associative $X(YZ) = (XY)Z$ Distributive $X(Y+Z) = (XY)+(XZ)$ Idempotence $XX = X$ Absorption $X(X+Y) = X$ DeMorgan's $(\overline{XY}) = \overline{X}\overline{Y}$

Axioms: $0AX = 0$ $1AX = X$ $0VX = 0$ $1VX = X$ $0 = 1$ $1 = 0$ $\overline{\overline{A}} = A$ $\overline{A+B} = \overline{A}\overline{B}$ $\overline{AB} = \overline{A} + \overline{B}$

Sum of Products Normal Form: $f(a,b,c) = (\overline{a}b\overline{c}) + (a\overline{b}c) + (abc) + (\overline{a}\overline{b}c) + (\overline{a}b\overline{c}) + (\overline{a}\overline{b}c) + (\overline{a}b\overline{c}) + (\overline{a}\overline{b}c)$

Dual Functions: $f^D(\overline{a}, \overline{b}, \dots) = f(a, b, \dots)$

Switch: $A = \overline{V} | 0-1$ $V = \overline{V} | 2-0$ • Do not change complements

Slide Set 2 Verilog literal numbers: $\langle size \rangle' \langle signed \rangle \langle radix \rangle \langle value \rangle$

AND: $\&$ OR: $|$ NOT: \sim XOR: \wedge

Replicator: $\{k\} \langle expr \rangle$

Wire: $Wire[10] x = 2'b10;$ $Wire[7:0] y = \{4\{x\}\};$

2D array: $// y = 2'b10101010$

reg[3:0] data[7:0];

Bitwise expression: $Wire[3:0] result = A \& B;$ $// result[0] = A[0] \& B[0];$

Bitwise of one element: $Wire result = 1A;$ $// result = (A[0] | A[1] | A[2]);$

Named Port Association: order doesn't matter, connect directly

Mux3 #16: $m3(a2, a1, a0, s, b);$

Mux3 #16: $m3(a, (a0), b, (a1), c, (a2), sel, (s), out, (b));$

Test Bench 1: module test_maj; reg[2:0] count; wire out; Majority(m(count[0], count[1], count[2], out); initial begin count = 3'b000; repeat(8) begin #100; \$display("in = %b, out = %b", count, out); count = count + 3'b001; end endmodule

Test Bench 2: module q7.tb; reg[2:0] A; reg B, C, D, E; wire F; q7 DUT(A, B, C, D, E, F); initial forever begin A = 3'b100; B = 0; C = 0; D = 1; #10; A = 3'b111; D = 0; #10; C = 1; B = 1; #10; D = 1; #10; \$stop; end initial begin endmodule

Always Block: always @(set or a or b) begin // order matters end

Rules: 1) Every input is in sensitivity list or @(*) 2) Must have an output for every combo of inputs or default;

Slide Set 3 Karnaugh Maps

Two-Variable: $\begin{matrix} 0 & 1 \\ 0 & 0 \\ 1 & 1 \end{matrix}$

Three-Variable: $\begin{matrix} 00 & 01 & 11 & 10 \\ 0 & 0 & 1 & 1 \\ 1 & 0 & 1 & 0 \end{matrix}$

Five-Variable: $\begin{matrix} 000 & 001 & 011 & 010 & 111 & 110 & 101 & 100 \\ 00 & 01 & 11 & 10 & 20 & 21 & 22 & 23 \\ 01 & 15 & 13 & 9 & 17 & 21 & 29 & 25 \\ 11 & 3 & 7 & 15 & 11 & 19 & 23 & 21 & 27 \\ 10 & 2 & 6 & 14 & 10 & 18 & 22 & 30 & 26 \end{matrix}$

Definitions: minterm \rightarrow row in truth table; implicant \rightarrow row with output = 1; PI \rightarrow all circles; EPI \rightarrow circle with exposed 1 only covered once

Slide Set 4/5

Reset-Set (RS) Latch: $r=1 \rightarrow q=0$ $r=q=1 \rightarrow q=1$ $r=0, s=0 \rightarrow q$ holds last value

Gated RS Latch: $r=1 \rightarrow q=0$ $r=0, s=1 \rightarrow q=1$ $r=0, s=0 \rightarrow q$ holds last value

D Latch: $clk = high \rightarrow q = 0$ $clk = low \rightarrow q$ maintain

Non Blocking Assignment: Signals are updated at the same time at the end of the always block ($=$)

Arbiter: Finds a 1 starting at LSB and outputs a one-hot-code as the position of that one

Decoder: module Dec(a,b); parameter n=2; parameter m=4; input [n-1:0] a; output [m-1:0] b; wire [m-1:0] b = 1 << a; endmodule

Encoder: module Enc42(a,b); input [3:0] a; output [1:0] b; assign b = {a[3] | a[2] | a[1] | a[0]}; endmodule

Priority Encoder: module PE(r,b); input [7:0] r; output [2:0] b; wire [7:0] g; Arb #8 a(r,g); Enc #3 e(g,b); endmodule

Equality Comparator: module EqComp(a,b,eq); parameter k=8; input [k-1:0] a,b; output eq; wire eq; assign eq = (a==b); endmodule

Magnitude Comparator: module MagComp(a,b,g); parameter k=8; input [k-1:0] a,b; output g; wire g; assign g = (a > b); endmodule

Register with load enable: module VDFFE(clk, en, in, out); parameter n=1; input clk, en; input [n-1:0] in; output [n-1:0] out; reg [n-1:0] out; wire [n-1:0] next_out; assign next_out = en ? in : out; always @(posedge clk) out = next_out; endmodule

Slide Set 6/7

Arbiter: module Arb(r,g); parameter n=8; input [n-1:0] r; output [n-1:0] g; wire [n-1:0] c; wire [n-1:0] g; assign c = {r[n-2:0] & c[n-2:0], 1'b1}; assign g = r & c; endmodule

Encoder: module Enc42(a,b); input [3:0] a; output [1:0] b; assign b = {a[3] | a[2] | a[1] | a[0]}; endmodule

Priority Encoder: module PE(r,b); input [7:0] r; output [2:0] b; wire [7:0] g; Arb #8 a(r,g); Enc #3 e(g,b); endmodule

Equality Comparator: module EqComp(a,b,eq); parameter k=8; input [k-1:0] a,b; output eq; wire eq; assign eq = (a==b); endmodule

Magnitude Comparator: module MagComp(a,b,g); parameter k=8; input [k-1:0] a,b; output g; wire g; assign g = (a > b); endmodule

Register with load enable: module VDFFE(clk, en, in, out); parameter n=1; input clk, en; input [n-1:0] in; output [n-1:0] out; reg [n-1:0] out; wire [n-1:0] next_out; assign next_out = en ? in : out; always @(posedge clk) out = next_out; endmodule

Slide Set 4/5 (continued)

D Flip-Flop: $q = d$ on clk rising edge

N-bit register? - Flip flop for each bit all connected to same clk

Module FSM: module FSM(clk, reset, in, out); input clk, reset; input [1:0] in; output [2:0] out; define S0 3'b000; define S1 3'b001; define S2 3'b010; define S3 3'b011; define S4 3'b111; reg [2:0] present_state, state_next, reset, state_next; reg [5:0] next; VDFFE #3 STATE(clk, state_next, reset, present_state); assign state_next = reset ? S0 : state_next; always @(*) begin case (in) S0: next = {S1, S0}; S1: next = {S0, S1}; S2: next = {S2, S0}; S3: next = {S3, S0}; S4: next = {S4, S0}; S5: next = {S5, S0}; S6: next = {S6, S0}; S7: next = {S7, S0}; S8: next = {S8, S0}; S9: next = {S9, S0}; S10: next = {S10, S0}; S11: next = {S11, S0}; S12: next = {S12, S0}; S13: next = {S13, S0}; S14: next = {S14, S0}; S15: next = {S15, S0}; S16: next = {S16, S0}; S17: next = {S17, S0}; S18: next = {S18, S0}; S19: next = {S19, S0}; S20: next = {S20, S0}; S21: next = {S21, S0}; S22: next = {S22, S0}; S23: next = {S23, S0}; S24: next = {S24, S0}; S25: next = {S25, S0}; S26: next = {S26, S0}; S27: next = {S27, S0}; S28: next = {S28, S0}; S29: next = {S29, S0}; S30: next = {S30, S0}; S31: next = {S31, S0}; S32: next = {S32, S0}; S33: next = {S33, S0}; S34: next = {S34, S0}; S35: next = {S35, S0}; S36: next = {S36, S0}; S37: next = {S37, S0}; S38: next = {S38, S0}; S39: next = {S39, S0}; S40: next = {S40, S0}; S41: next = {S41, S0}; S42: next = {S42, S0}; S43: next = {S43, S0}; S44: next = {S44, S0}; S45: next = {S45, S0}; S46: next = {S46, S0}; S47: next = {S47, S0}; S48: next = {S48, S0}; S49: next = {S49, S0}; S50: next = {S50, S0}; S51: next = {S51, S0}; S52: next = {S52, S0}; S53: next = {S53, S0}; S54: next = {S54, S0}; S55: next = {S55, S0}; S56: next = {S56, S0}; S57: next = {S57, S0}; S58: next = {S58, S0}; S59: next = {S59, S0}; S60: next = {S60, S0}; S61: next = {S61, S0}; S62: next = {S62, S0}; S63: next = {S63, S0}; S64: next = {S64, S0}; S65: next = {S65, S0}; S66: next = {S66, S0}; S67: next = {S67, S0}; S68: next = {S68, S0}; S69: next = {S69, S0}; S70: next = {S70, S0}; S71: next = {S71, S0}; S72: next = {S72, S0}; S73: next = {S73, S0}; S74: next = {S74, S0}; S75: next = {S75, S0}; S76: next = {S76, S0}; S77: next = {S77, S0}; S78: next = {S78, S0}; S79: next = {S79, S0}; S80: next = {S80, S0}; S81: next = {S81, S0}; S82: next = {S82, S0}; S83: next = {S83, S0}; S84: next = {S84, S0}; S85: next = {S85, S0}; S86: next = {S86, S0}; S87: next = {S87, S0}; S88: next = {S88, S0}; S89: next = {S89, S0}; S90: next = {S90, S0}; S91: next = {S91, S0}; S92: next = {S92, S0}; S93: next = {S93, S0}; S94: next = {S94, S0}; S95: next = {S95, S0}; S96: next = {S96, S0}; S97: next = {S97, S0}; S98: next = {S98, S0}; S99: next = {S99, S0}; S100: next = {S100, S0}; S101: next = {S101, S0}; S102: next = {S102, S0}; S103: next = {S103, S0}; S104: next = {S104, S0}; S105: next = {S105, S0}; S106: next = {S106, S0}; S107: next = {S107, S0}; S108: next = {S108, S0}; S109: next = {S109, S0}; S110: next = {S110, S0}; S111: next = {S111, S0}; S112: next = {S112, S0}; S113: next = {S113, S0}; S114: next = {S114, S0}; S115: next = {S115, S0}; S116: next = {S116, S0}; S117: next = {S117, S0}; S118: next = {S118, S0}; S119: next = {S119, S0}; S120: next = {S120, S0}; S121: next = {S121, S0}; S122: next = {S122, S0}; S123: next = {S123, S0}; S124: next = {S124, S0}; S125: next = {S125, S0}; S126: next = {S126, S0}; S127: next = {S127, S0}; S128: next = {S128, S0}; S129: next = {S129, S0}; S130: next = {S130, S0}; S131: next = {S131, S0}; S132: next = {S132, S0}; S133: next = {S133, S0}; S134: next = {S134, S0}; S135: next = {S135, S0}; S136: next = {S136, S0}; S137: next = {S137, S0}; S138: next = {S138, S0}; S139: next = {S139, S0}; S140: next = {S140, S0}; S141: next = {S141, S0}; S142: next = {S142, S0}; S143: next = {S143, S0}; S144: next = {S144, S0}; S145: next = {S145, S0}; S146: next = {S146, S0}; S147: next = {S147, S0}; S148: next = {S148, S0}; S149: next = {S149, S0}; S150: next = {S150, S0}; S151: next = {S151, S0}; S152: next = {S152, S0}; S153: next = {S153, S0}; S154: next = {S154, S0}; S155: next = {S155, S0}; S156: next = {S156, S0}; S157: next = {S157, S0}; S158: next = {S158, S0}; S159: next = {S159, S0}; S160: next = {S160, S0}; S161: next = {S161, S0}; S162: next = {S162, S0}; S163: next = {S163, S0}; S164: next = {S164, S0}; S165: next = {S165, S0}; S166: next = {S166, S0}; S167: next = {S167, S0}; S168: next = {S168, S0}; S169: next = {S169, S0}; S170: next = {S170, S0}; S171: next = {S171, S0}; S172: next = {S172, S0}; S173: next = {S173, S0}; S174: next = {S174, S0}; S175: next = {S175, S0}; S176: next = {S176, S0}; S177: next = {S177, S0}; S178: next = {S178, S0}; S179: next = {S179, S0}; S180: next = {S180, S0}; S181: next = {S181, S0}; S182: next = {S182, S0}; S183: next = {S183, S0}; S184: next = {S184, S0}; S185: next = {S185, S0}; S186: next = {S186, S0}; S187: next = {S187, S0}; S188: next = {S188, S0}; S189: next = {S189, S0}; S190: next = {S190, S0}; S191: next = {S191, S0}; S192: next = {S192, S0}; S193: next = {S193, S0}; S194: next = {S194, S0}; S195: next = {S195, S0}; S196: next = {S196, S0}; S197: next = {S197, S0}; S198: next = {S198, S0}; S199: next = {S199, S0}; S200: next = {S200, S0}; S201: next = {S201, S0}; S202: next = {S202, S0}; S203: next = {S203, S0}; S204: next = {S204, S0}; S205: next = {S205, S0}; S206: next = {S206, S0}; S207: next = {S207, S0}; S208: next = {S208, S0}; S209: next = {S209, S0}; S210: next = {S210, S0}; S211: next = {S211, S0}; S212: next = {S212, S0}; S213: next = {S213, S0}; S214: next = {S214, S0}; S215: next = {S215, S0}; S216: next = {S216, S0}; S217: next = {S217, S0}; S218: next = {S218, S0}; S219: next = {S219, S0}; S220: next = {S220, S0}; S221: next = {S221, S0}; S222: next = {S222, S0}; S223: next = {S223, S0}; S224: next = {S224, S0}; S225: next = {S225, S0}; S226: next = {S226, S0}; S227: next = {S227, S0}; S228: next = {S228, S0}; S229: next = {S229, S0}; S230: next = {S230, S0}; S231: next = {S231, S0}; S232: next = {S232, S0}; S233: next = {S233, S0}; S234: next = {S234, S0}; S235: next = {S235, S0}; S236: next = {S236, S0}; S237: next = {S237, S0}; S238: next = {S238, S0}; S239: next = {S239, S0}; S240: next = {S240, S0}; S241: next = {S241, S0}; S242: next = {S242, S0}; S243: next = {S243, S0}; S244: next = {S244, S0}; S245: next = {S245, S0}; S246: next = {S246, S0}; S247: next = {S247, S0}; S248: next = {S248, S0}; S249: next = {S249, S0}; S250: next = {S250, S0}; S251: next = {S251, S0}; S252: next = {S252, S0}; S253: next = {S253, S0}; S254: next = {S254, S0}; S255: next = {S255, S0}; S256: next = {S256, S0}; S257: next = {S257, S0}; S258: next = {S258, S0}; S259: next = {S259, S0}; S260: next = {S260, S0}; S261: next = {S261, S0}; S262: next = {S262, S0}; S263: next = {S263, S0}; S264: next = {S264, S0}; S265: next = {S265, S0}; S266: next = {S266, S0}; S267: next = {S267, S0}; S268: next = {S268, S0}; S269: next = {S269, S0}; S270: next = {S270, S0}; S271: next = {S271, S0}; S272: next = {S272, S0}; S273: next = {S273, S0}; S274: next = {S274, S0}; S275: next = {S275, S0}; S276: next = {S276, S0}; S277: next = {S277, S0}; S278: next = {S278, S0}; S279: next = {S279, S0}; S280: next = {S280, S0}; S281: next = {S281, S0}; S282: next = {S282, S0}; S283: next = {S283, S0}; S284: next = {S284, S0}; S285: next = {S285, S0}; S286: next = {S286, S0}; S287: next = {S287, S0}; S288: next = {S288, S0}; S289: next = {S289, S0}; S290: next = {S290, S0}; S291: next = {S291, S0}; S292: next = {S292, S0}; S293: next = {S293, S0}; S294: next = {S294, S0}; S295: next = {S295, S0}; S296: next = {S296, S0}; S297: next = {S297, S0}; S298: next = {S298, S0}; S299: next = {S299, S0}; S300: next = {S300, S0}; S301: next = {S301, S0}; S302: next = {S302, S0}; S303: next = {S303, S0}; S304: next = {S304, S0}; S305: next = {S305, S0}; S306: next = {S306, S0}; S307: next = {S307, S0}; S308: next = {S308, S0}; S309: next = {S309, S0}; S310: next = {S310, S0}; S311: next = {S311, S0}; S312: next = {S312, S0}; S313: next = {S313, S0}; S314: next = {S314, S0}; S315: next = {S315, S0}; S316: next = {S316, S0}; S317: next = {S317, S0}; S318: next = {S318, S0}; S319: next = {S319, S0}; S320: next = {S320, S0}; S321: next = {S321, S0}; S322: next = {S322, S0}; S323: next = {S323, S0}; S324: next = {S324, S0}; S325: next = {S325, S0}; S326: next = {S326, S0}; S327: next = {S327, S0}; S328: next = {S328, S0}; S329: next = {S329, S0}; S330: next = {S330, S0}; S331: next = {S331, S0}; S332: next = {S332, S0}; S333: next = {S333, S0}; S334: next = {S334, S0}; S335: next = {S335, S0}; S336: next = {S336, S0}; S337: next = {S337, S0}; S338: next = {S338, S0}; S339: next = {S339, S0}; S340: next = {S340, S0}; S341: next = {S341, S0}; S342: next = {S342, S0}; S343: next = {S343, S0}; S344: next = {S344, S0}; S345: next = {S345, S0}; S346: next = {S346, S0}; S347: next = {S347, S0}; S348: next = {S348, S0}; S349: next = {S349, S0}; S350: next = {S350, S0}; S351: next = {S351, S0}; S352: next = {S352, S0}; S353: next = {S353, S0}; S354: next = {S354, S0}; S355: next = {S355, S0}; S356: next = {S356, S0}; S357: next = {S357, S0}; S358: next = {S358, S0}; S359: next = {S359, S0}; S360: next = {S360, S0}; S361: next = {S361, S0}; S362: next = {S362, S0}; S363: next = {S363, S0}; S364: next = {S364, S0}; S365: next = {S365, S0}; S366: next = {S366, S0}; S367: next = {S367, S0}; S368: next = {S368, S0}; S369: next = {S369, S0}; S370: next = {S370, S0}; S371: next = {S371, S0}; S372: next = {S372, S0}; S373: next = {S373, S0}; S374: next = {S374, S0}; S375: next = {S375, S0}; S376: next = {S376, S0}; S377: next = {S377, S0}; S378: next = {S378, S0}; S379: next = {S379, S0}; S380: next = {S380, S0}; S381: next = {S381, S0}; S382: next = {S382, S0}; S383: next = {S383, S0}; S384: next = {S384, S0}; S385: next = {S385, S0}; S386: next = {S386, S0}; S387: next = {S387, S0}; S388: next = {S388, S0}; S389: next = {S389, S0}; S390: next = {S390, S0}; S391: next = {S391, S0}; S392: next = {S392, S0}; S393: next = {S393, S0}; S394: next = {S394, S0}; S395: next = {S395, S0}; S396: next = {S396, S0}; S397: next = {S397, S0}; S398: next = {S398, S0}; S399: next = {S399, S0}; S400: next = {S400, S0}; S401: next = {S401, S0}; S402: next = {S402, S0}; S403: next = {S403, S0}; S404: next = {S404, S0}; S405: next = {S405, S0}; S406: next = {S406, S0}; S407: next = {S407, S0}; S408: next = {S408, S0}; S409: next = {S409, S0}; S410: next = {S410, S0}; S411: next = {S411, S0}; S412: next = {S412, S0}; S413: next = {S413, S0}; S414: next = {S414, S0}; S415: next = {S415, S0}; S416: next = {S416, S0}; S417: next = {S417, S0}; S418: next = {S418, S0}; S419: next = {S419, S0}; S420: next = {S420, S0}; S421: next = {S421, S0}; S422: next = {S422, S0}; S423: next = {S423, S0}; S424: next = {S424, S0}; S425: next = {S425, S0}; S426: next = {S426, S0}; S427: next = {S427, S0}; S428: next = {S428, S0}; S429: next = {S429, S0}; S430: next = {S430, S0}; S431: next = {S431, S0}; S432: next = {S432, S0}; S433: next = {S433, S0}; S434: next = {S434, S0}; S435: next = {S435, S0}; S436: next = {S436, S0}; S437: next = {S437, S0}; S438: next = {S438, S0}; S439: next = {S439, S0}; S440: next = {S440, S0}; S441: next = {S441, S0}; S442: next = {S442, S0}; S443: next = {S443, S0}; S444: next = {S444, S0}; S445: next = {S445, S0}; S446: next = {S446, S0}; S447: next = {S447, S0}; S448: next = {S448, S0}; S449: next = {S449, S0}; S450: next = {S450, S0}; S451: next = {S451, S0}; S452: next = {S452, S0}; S453: next = {S453, S0}; S454: next = {S454, S0}; S455: next = {S455, S0}; S456: next = {S456, S0}; S457: next = {S457, S0}; S458: next = {S458, S0}; S459: next = {S459, S0}; S460: next = {S460, S0}; S461: next = {S461, S0}; S462: next = {S462, S0}; S463: next = {S463, S0}; S464: next = {S464, S0}; S465: next = {S465, S0}; S466: next = {S466, S0}; S467: next = {S467, S0}; S468: next = {S468, S0}; S469: next = {S469, S0}; S470: next = {S470, S0}; S471: next = {S471, S0}; S472: next = {S472, S0}; S473: next = {S473, S0}; S474: next = {S474, S0}; S475: next = {S475, S0}; S476: next = {S476, S0}; S477: next = {S477, S0}; S478: next = {S478, S0}; S479: next = {S479, S0}; S480: next = {S480, S0}; S481: next = {S481, S0}; S482: next = {S482, S0}; S483: next = {S483, S0}; S484: next = {S484, S0}; S485: next = {S485, S0}; S486: next = {S486, S0}; S487: next = {S487, S0}; S488: next = {S488, S0}; S489: next = {S489, S0}; S490: next = {S490, S0}; S491: next = {S491, S0}; S492: next = {S492, S0}; S493: next = {S493, S0}; S494: next = {S494, S0}; S495: next = {S495, S0}; S496: next = {S496, S0}; S497: next = {S497, S0}; S498: next = {S498, S0}; S499: next = {S499, S0}; S500: next = {S500, S0}; S501: next = {S501, S0}; S502: next = {S502, S0}; S503: next = {S503, S0}; S504: next = {S504, S0}; S505: next = {S505, S0}; S506: next = {S506, S0}; S507: next = {S507, S0}; S508: next = {S508, S0}; S509: next = {S509, S0}; S510: next = {S510, S0}; S511: next = {S511, S0}; S512: next = {S512, S0}; S513: next = {S513, S0}; S514: next = {S514, S0}; S515: next = {S515, S0}; S516: next = {S516, S0}; S517: next = {S517, S0}; S518: next = {S518, S0}; S519: next = {S519, S0}; S520: next = {S520, S0}; S521: next = {S521, S0}; S522: next = {S522, S0}; S523: next = {S523, S0}; S524: next = {S524, S0}; S525: next = {S525, S0}; S526: next = {S526, S0}; S527: next = {S527, S0}; S528: next = {S528, S0}; S529: next = {S529, S0}; S530: next = {S530, S0}; S531: next = {S531, S0}; S532: next = {S532, S0}; S533: next = {S533, S0}; S534: next = {S534, S0}; S535: next = {S535, S0}; S536: next = {S536, S0}; S537: next = {S537, S0}; S538: next = {S538, S0}; S539: next = {S539, S0}; S540: next = {S540, S0}; S541: next = {S541, S0}; S542: next = {S542, S0}; S543: next = {S543, S0}; S544: next = {S544, S0}; S545: next = {S545, S0}; S546: next = {S546, S0}; S547: next = {S547, S0}; S548: next = {S548, S0}; S549: next = {S549, S0}; S550: next = {S550, S0}; S551: next = {S551, S0}; S552: next = {S552, S0}; S553: next = {S553, S0}; S554: next = {S554, S0}; S555: next = {S555, S0}; S556: next = {S556, S0}; S557: next = {S557, S0}; S558: next = {S558, S0}; S559: next = {S559, S0}; S560: next = {S560, S0}; S561: next = {S561, S0}; S562: next = {S562, S0}; S563: next = {S563, S0}; S564: next = {S564, S0}; S565: next = {S565, S0}; S566: next = {S566, S0}; S567: next = {S567, S0}; S568: next = {S568, S0}; S569: next = {S569, S0}; S570: next = {S570, S0}; S571: next = {S571, S0}; S572: next = {S572, S0}; S573: next = {S573, S0}; S574: next = {S574, S0}; S575: next = {S575, S0}; S576: next = {S576, S0}; S577: next = {S577, S0}; S578: next = {S578, S0}; S579: next = {S579, S0}; S580: next = {S580, S0}; S581: next = {S581, S0}; S582: next = {S582, S0}; S583: next = {S583, S0}; S584: next = {S584, S0}; S585: next = {S585, S0}; S586: next = {S586

```

module RAM (clk, read_address, write_address, writer din, dout);
parameter data_width = 32;
parameter addr_width = 4;
parameter file_name = "data.txt";
input clk;
input [addr_width-1:0] read_address, write_address;
input write;
input [data_width-1:0] din;
output [data_width-1:0] dout;
reg [data_width-1:0] dout;
reg [data_width-1:0] mem [2**addr_width-1:0];
initial $readmemb(file_name, mem);
always @(posedge clk) begin
if (write)
mem [write_address] <= din;
dout <= mem [read_address];
end
endmodule


```

Note:
STMFD r13!, {r0-r7, r14}
Rsh {r0-r7, r14}

```

parameter n = 8;
input [n-1:0] a, b;
input sub; // subtract if sub=1 else add
output [n-1:0] c;
output out;
wire C1, C2;
wire out = C1 ^ C2;
adder1 #(n-1) a1(a[n-2:0], b[n-2:0] ^ (sub ? 1 : 0), C1, S[n-2:0]);
adder1 #(1) a2(a[n-1], b[n-1] ^ (sub ? C1 : 0), C2, S[n-1]);
endmodule

```



Slide Set 9: COND → usually E
F → instruction format 0 for processing, 1 for transfer
I → if 0, operand 2 is register otherwise immediate
O → specifies operation
S → for branches
Rd → Destination register
Ra → first register operand
Rb → second register operand

Logical operations

```

AND r5, r1, r2 // r5 = r1 & r2
// bitwise AND/OR
ORR r5, r1, r2 // r5 = r1 | r2
MVN r5, r2 // r5 = ~r2
ADD r5, r1, r3, LSL #2 // r5 = r1 + (r3 << 2)
MOV r6, r5, LSR #3 // r6 = r5 >> 3
LDR r5, [r3, r4, LSL #2] // r5 = AC[i]
// where r2 is base address, r4 is index


```

C-Code Example

```

while (save[i] == k)
i++;
Loop: ADD r12, r6, r3, LSL #2
LDR r0, [r12, #0]
CMP r0, r5
BNE Exit
ADD r3, r3, #1
B Loop
Exit:
PC_curr = PC_branch + 8 * 4 * target address

```



Indirect Branching
Bx rm
Equivalent STR r3, [r2], #4
MOV PC, rm
Equivalent STR r3, [r2]
ADD r3, r3, #4

Post Indexed addresses:
STR r3, [r2], #4
Equivalent STR r3, [r2]
ADD r3, r3, #4

Slide Set 10: How?

```

SUB sp, sp, #16
LDR lr, [sp, #0]
STR r6, [sp, #12]
LDR r4, [sp, #4]
STR r5, [sp, #8]
LDR r6, [sp, #12]
STR lr, [sp, #0]
ADD sp, sp, #16
POP {r4-r6, lr}
LDR r6, ARRAY

```

Arrays:
Word 0
Word 1
...
Word 9
LDR r6, ARRAY

Slide Set 11: 011001111 = 6.4375
Fixed Point: 2² 2¹ 2⁰ 2⁻¹ 2⁻² 2⁻³ 2⁻⁴ 2⁻⁵ 2⁻⁶
Error: Absolute error = |V(R(x)) - x|
Relative error = |V(R(x)) - x| / x
Accuracy: max error over input range for V = m * 2^{-x}
Resolution: - Smallest difference, ie: 2⁻⁴ for block above
- Absolute error <= 1/2 resolution

Memory Mapped Registers:
- Not in Reg File, those are registers associated with I/O device stored in memory
Register Banks:
- Different makes
- Blue is the same exact physical register
- Orange is a different physical register
Exception Handling:
- Exception occurs, Copies CPSR into SPSR

Slide Set 10: Problems

- Infinite loop → Add a Mask register we know when an interrupt occurs in load interrupt now execute IR state
- Return address, how to get back
- Save, what you need when you return to "i+1" → Can't save on stack, so use a separate stack (location in memory)
- Stop interrupt, how to tell I/O device we're done → read/write a memory mapped register
- CMP, need to save Status Flags also → Save Status register on interrupt stack
- return to "i+1" → Set PC to "i+1", restore status flags, unmask, SUBS pc, lr, #4

Slide Set 12: n = performance(x) / performance(y)
n = execution(y) / execution(x)
Cache Organizations:
Fully Associative: Comparing all tags is expensive in (time, area, energy)
Direct Mapped: Only one tag to be checked because block only stored in single row. Has more conflict misses than fully associative which can use all rows
Cache on Write:
1. Write through, store both cache and memory on every byte. Consistent and slow
2. Write back, store cache only. Fast, must mark block as dirty so you know it's not in memory

Pipeline Hazards:
1. Structural, two or more instructions want the same hardware
2. Data, can't send info back in time
3. Control, how do you know the next instruction is right

Iron Law: Execution time = (Instruction Count) (CPI) (Cycle time)
CPI = Cycle Count / Instruction Count
IEEE 754 32-bit FP → X.XXXXXXX.XXXXXXXX
263.3 in 32-bit FP

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 13:
Temporal locality: use it once likely to use it again
Spatial locality: use it, likely to use addresses around it as well so take those too
Cache on Write:
1. Write through, store both cache and memory on every byte. Consistent and slow
2. Write back, store cache only. Fast, must mark block as dirty so you know it's not in memory

Pipeline Hazards:
1. Structural, two or more instructions want the same hardware
2. Data, can't send info back in time
3. Control, how do you know the next instruction is right

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 13:
Temporal locality: use it once likely to use it again
Spatial locality: use it, likely to use addresses around it as well so take those too
Cache on Write:
1. Write through, store both cache and memory on every byte. Consistent and slow
2. Write back, store cache only. Fast, must mark block as dirty so you know it's not in memory

Pipeline Hazards:
1. Structural, two or more instructions want the same hardware
2. Data, can't send info back in time
3. Control, how do you know the next instruction is right

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 13:
Temporal locality: use it once likely to use it again
Spatial locality: use it, likely to use addresses around it as well so take those too
Cache on Write:
1. Write through, store both cache and memory on every byte. Consistent and slow
2. Write back, store cache only. Fast, must mark block as dirty so you know it's not in memory

Pipeline Hazards:
1. Structural, two or more instructions want the same hardware
2. Data, can't send info back in time
3. Control, how do you know the next instruction is right

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 13:
Temporal locality: use it once likely to use it again
Spatial locality: use it, likely to use addresses around it as well so take those too
Cache on Write:
1. Write through, store both cache and memory on every byte. Consistent and slow
2. Write back, store cache only. Fast, must mark block as dirty so you know it's not in memory

Pipeline Hazards:
1. Structural, two or more instructions want the same hardware
2. Data, can't send info back in time
3. Control, how do you know the next instruction is right

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 14: Amdahl's Law
Speedup = Old Execution time / new Execution time
Ex: Time_{new} = Ex: Time_{old} / [(1 - fraction enhanced) + (fraction enhanced) / speedup enhanced]
Problem: Both threads try to access global variable at the same time.
Sol'n: Synchronization, restrict access until thread 1 is done what it is doing

Slide Set 13:
Temporal locality: use it once likely to use it again
Spatial locality: use it, likely to use addresses around it as well so take those too
Cache on Write:
1. Write through, store both cache and memory on every byte. Consistent and slow
2. Write back, store cache only. Fast, must mark block as dirty so you know it's not in memory

State Machine Controller

Instructions

Case 2: opcode = 110
Op = 10

How to Execute each instruction

① Put $Sximm8$ into Rn

How:

• set $vsel$ to 0100 } $S1a$ ③
• set $write$ to 1 }
• set $n sel$ to 100

② Shift Rm based on the $[2:0]$ shift and put into Rd

How:

• set $n sel$ to 001 } $S2a$
• set load a to 0 }
• set load b to 1 }
• set $b sel$ to 0 } $S2b$
• set $a sel$ to 1 }
• set load c to 1 }
• set load s to 1 }
• set $write$ to 1 } $S2c$
• set $v sel$ to 001 }

③ Add shifted Rm with Rn and put in Rd

How:

• set $n sel$ to 001 } $S3a$
• set load a to 0 }
• set load b to 1 }
• set $n sel$ to 100 } $S3b$
• set load a to 1 }
• set load b to 0 }
• set $a sel$ to 0 } $S3c$
• set $b sel$ to 0 }
• set load c to 1 }
• set load s to 1 }
• set $write$ to 1 } $S3d$
• set $v sel$ to 000 }
• set $n sel$ to 010 }

Top level:

define $S1$ 110

① define $S1a$ 10
// Execute $R[Rn] = Sx(imm8)$

② define $S1b$ 00
// Execute $R[Rd] = Sh - Rm$

define $S2$ 101

③ define $S2a$ 00
// Execute $R[Rd] = R[Rn] + Sh - Rm$

④ define $S2b$ 01
// Execute $status = f(R[Rn] - Sh - Rm)$

⑤ define $S2c$ 10
// Execute $R[Rd] = R[Rn] \& Sh - Rm$

⑥ define $S2d$ 11
// Execute $R[Rd] = \sim Sh - Rm$

⑤ AND shifted Rm and Rn and put in Rd



How:

• set $n sel$ to 001 } $S5a$
• set load a to 0 }
• set load b to 1 }
• set $n sel$ to 100 } $S5b$
• set load a to 1 }
• set load b to 0 }
• set $a sel$ to 0 } $S5c$
• set $b sel$ to 0 }
• set load c to 1 }
• set load s to 1 }
• set $n sel$ to 010 } $S5d$
• set $v sel$ to 0001 }
• set $write$ to 1 }

⑥ NOT shifted Rm and put in Rd


How:

• set $n sel$ to 001 } $S6a$
• set load a to 0 }
• set load b to 1 }
• set $a sel$ to 1 } $S6b$
• set $b sel$ to 0 }
• set load c to 1 }
• set load s to 1 }
• set $n sel$ to 010 } $S6c$
• set $v sel$ to 0001 }
• set $write$ to 1 }




State encoding

A = 00
 B = 01
 C = 11
 D = 10
 p_2, p_1 = present state
 n_2, n_1 = next-state
 y, w = in
 f = out



	p_2	p_1	y	w	n_2	n_1	f
A	0	0	0	0	0	0	0 (0)
	0	0	0	1	0	0	0 (1)
	0	0	1	0	0	0	0 (2)
	0	0	1	1	1	1	0 (3)
B	0	1	0	0	0	0	0 (4)
	0	1	0	1	0	0	0 (5)
	0	1	1	0	1	0	0 (6)
	0	1	1	1	1	0	0 (7)
D	1	0	0	0	0	1	1 (8)
	1	0	0	1	0	1	1 (9)
	1	0	1	0	0	1	1 (10)
	1	0	1	1	1	0	1 (11)
C	1	1	0	0	0	1	0 (12)
	1	1	0	1	1	0	0 (13)
	1	1	1	0	0	0	0 (14)
	1	1	1	1	1	1	0 (15)




State encoding

- A = 00
- B = 01
- C = 11
- D = 10

let :



- P_1, P_0 = present state
- n_1, n_0 = next state
- X_2, X_1 = inputs
- f_1, f_0 = outputs

P_1	P_0	f_1	f_0	
0	0	0	0	(0)
0	1	1	X	(1)
1	0	1	X	(2)
1	1	1	0	(3)




P_1	P_0	f_0
0	0	0
0	1	1
1	0	1
1	1	1

this is an OR Gate




- 0001
- 0011
- 1001
- 1011



	P_1	P_0	X_2	X_1	n_1	n_0	f_1	f_0
A	0	0	0	0	0	0	(0)	0
	0	0	0	1	0	1	(1)	0
	0	0	1	0	0	0	(2)	0
	0	0	1	1	0	1	(3)	0
B	0	1	0	0	1	0	(4)	0
	0	1	0	1	0	0	(5)	0
	0	1	1	0	1	1	(6)	0
	0	1	1	1	0	0	(7)	0
D	1	0	0	0	0	1	(8)	0
	1	0	0	1	1	1	(9)	0
	1	0	1	0	0	1	(10)	0
	1	0	1	1	1	1	(11)	0
C	1	1	0	0	1	1	(12)	0
	1	1	0	1	1	1	(13)	0
	1	1	1	0	1	1	(14)	0
	1	1	1	1	1	1	(15)	0

Chapter 1: Digital Abstraction

Noise ANALOG (Noise accumulates)




DIGITAL

Buffer: determines if its in a 0 or 1 range and makes it a pristine 0 or 1. Effectively scrubbing noise.

Digital Signals

- N elements requires $\log_2 N$ bits, ie: 8 colours needs $\log_2 8 = 3$ bits

Combinational Logic Circuit



Verilog

- Verilog is a hardware description language HDL NOT code/software
- Quartus does not run verilog it runs the logic gates made from the verilog

Sequential Logic Circuit

- Has memory

Chapter 3: Boolean Algebra



Axioms

$1 \wedge X = X$ $0 \wedge X = 0$
 $1 \vee X = 1$ $0 \vee X = X$
 $\bar{0} = 1$ $\bar{1} = 0$
 Equivalently
 $\rightarrow 0 = 1$ $\rightarrow 1 = 0$

Properties

Commutative: $X \wedge Y = Y \wedge X$
Associative: $X \wedge (Y \wedge Z) = (X \wedge Y) \wedge Z$
Distributive: $X \wedge (Y \vee Z) = (X \wedge Y) \vee (X \wedge Z)$
Idempotence: $X \wedge X = X$; $X \vee X = X$
Complementation: $X \wedge \bar{X} = 0$; $X \vee \bar{X} = 1$
Absorption: $X \wedge (X \vee Y) = X$
Combining: $(X \wedge Y) \vee (X \wedge \bar{Y}) = X$
De Morgans: $\overline{(X \wedge Y)} = \bar{X} \vee \bar{Y}$


Logic Gates



De Morgan



Bubble Rule



Truth Tables

a	b	$a \wedge b$	$a \vee b$	a	\bar{a}
0	0	0	0	0	1
1	0	0	1	1	0
0	1	0	1		
1	1	1	1		

Dual Functions

- Switch everything
 $f(x,y) = (x \wedge 1) \vee (0 \vee \bar{y})$
 $f^0(x,y) = (x \vee 0) \wedge (1 \wedge \bar{y})$

Duality

- You can change every $\wedge \rightarrow \vee$ and $\vee \rightarrow \wedge$ and $0 \rightarrow 1$ and $1 \rightarrow 0$ and everything holds

Normal Form

a	b	c	q
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


$f(a,b,c) = (\bar{a} \wedge \bar{b} \wedge c) \vee (a \wedge \bar{b} \wedge c) \vee (a \wedge b \wedge \bar{c}) \vee (a \wedge b \wedge c)$

Verilog

AND OR NOT XOR
 $\&$ $|$ \sim \wedge

```

module Majority(a,b,c,out);
input a,b,c;
output out;
assign out = (a & b) | (a & c) | (b & c);
endmodule
    
```



- output high if one input is high
 - output true if odd number of inputs is high

a	b	XOR
0	0	0
1	0	1
0	1	1
1	1	0

Chapter 6: Combinational Logic

CL

Closed

- no memory
- closed under acyclic composition
- you can add them up and its still combinational as long as you don't make loops

Binary

$2^n = \text{combos}$

where n is bits

$2^3 = 8$

$2^4 = 16$

Karnaugh Map

	00	01	11	10
00	0	1	1	1
01	0	1	1	0
11	0	1	0	0
10	0	0	1	0

Grouping

- can group in 8, 4, 2

- must choose biggest and work down

Prime implicant

- unique
- shares no bits
- an implicant that cannot be made larger

Essential Prime implicant

- an implicant with a 1 only covered once

Minterm

- Product term

$$f = \sum_{dcba} m(1, 2, 3, 5, 7, 11, 13)$$

- must have min 4 bits if dcba

Normal Form

- Sum of the product terms

Implicant

- a minterm could have value 0
- an implicant could have less terms by combining

Don't Cares

- allows you to cover a larger area with x's and thus make less implicants

Chapter 7 Verilog

"To describe combinational logic to be synthesized we only use assign and case statements"

Structure

```

module Count(in, out);
  input [3:0] in;
  output [out];
  (Module Body (logic))
endmodule
    
```

Wire

- outputs are a wire by default
- Assigned by an ASSIGN statement
- Used to connect modules

Reg

- If assigned in a case statement or an always block
- Not a register

Case Statement

- specifies a truth table
- must have all possibilities covered or include a default

Always Block

```

always@(in) begin
end
always@(*) begin
end
    
```

begin/end

- like {} in C (brackets)

Assign

computed whenever RHS changes. Describes hardware

Testbench

```

Initial → like an always block
#100 → wait 100ps
$display("like printf");
repeat → loop generator
    
```

===
!===

Chapter 8 Combinational Building Blocks


Example (Prime number function)

Decoder

- Converts one type of symbol to a different type

In general:

Decoder: Binary \rightarrow One-hot
Encoder: One-hot \rightarrow binary




Verilog (Decoder)

// n \rightarrow m decoder
// a - binary input (n bits wide)
// b - one-hot output (m bits wide)

```
module Dec(a,b);
    parameter n=2;
    parameter m=4;
    input [n-1:0] a;
    output [m-1:0] b;
    assign b = 1<<a;
endmodule
```

Gates (2 \rightarrow 4 Decoder)



Key Building Blocks

- ① Decoder
- ② Encoder
- ③ Multiplexer
- ④ Arbiter
- ⑤ Comparator
- ⑥ Read only memories


Parameter

- Can override default values

```
Dec #(3,8) dec38(a,b);
```

Encoder


- Converts one-hot to binary



```
module Enc42(a,b);
    input [3:0] a;
    output [1:0] b;
    assign b = {a[3] | a[2], a[3] | a[1]};
endmodule
```

Multiplexer

- Chooses what input becomes the output



4 input k bit mux, one-hot select



Select = 0001 | b = a₀
 Select = 0010 | b = a₁
 Select = 0100 | b = a₂
 Select = 1000 | b = a₃

```
module Mux4(a3,a2,a1,a0,s,b);
    parameter k=1;
    input [k-1:0] a0,a1,a2,a3;
    input [3:0] s;
    output [k-1:0] b;
    wire [k-1:0] b;
    assign b = ({k{s[0]}} & a0 |
                {k{s[1]}} & a1 |
                {k{s[2]}} & a2 |
                {k{s[3]}} & a3);
endmodule
```


module Prime3 (in, isprime);

```
input [2:0] in;
output isprime;
wire [7:0] b;
```

```
wire isprime = b[1] | b[2] | b[3] | b[4] | b[5] | b[6] | b[7];
Dec #(3,8) d(in,b);
endmodule
```



Binary-Select MUX



- Less efficient

```

module MuxB3(a2, a1, a0, Sb, b);
    parameter k=1;
    input [k-1:0] a2, a1, a0;
    input [1:0] Sb;
    output [k-1:0] b;
    wire [2:0] s;
    Dec #(2,3) d(sb, s);
    Mux3 #(k) m(a2, a1, a0, s, b);
endmodule
    
```


Shannon Expansion

$$F(x_0, x_1, x_2) = (\bar{x}_0 \wedge F(0, x_1, x_2)) \vee (x_0 \wedge F(1, x_1, x_2))$$

- used to simplify muxes to smaller muxes

- Can be done with any X input

FPGA Logic Block



lookup table


Flip Flop

* C values = Blue
* D values = Red
From large encoder example

4:2 Encoder

```

module Enc42(a, b, c);
    input [3:0] a;
    output [1:0] b;
    output c;
    wire [1:0] b;
    wire c;
    
```



```


assign b[1] = a[3] | a[1];
assign b[0] = a[2] | a[0];
assign c = 1a; // c = a[0] | a[1] | a[2] | a[3];
endmodule
    
```

Factoring

4:1 Mux Binary Select
Built out of 2 smaller Muxes

```

module Mux4b(a3, a2, a1, a0, Sb, b);
    parameter k=1;
    input [k-1:0] a3, a2, a1, a0;
    input [1:0] Sb;
    output [k-1:0] b;
    wire [k-1:0] t0, t1;
    assign t0 = sb[0] ? a1 : a0;
    assign t1 = sb[0] ? a3 : a2;
    assign b = sb[1] ? t0 : t1;
    
```




Arbiter

- Finds first 1 in r starting at LSB and outputs a 1-hot code as the position of that one



Priority Encoder


- Finds the first occurrence of a 1 in the input bus starting at the LSB and outputs its position in binary





```

module PriorityEncoder83(r, b);
    input [7:0] r;
    output [2:0] b;
    wire [7:0] g;
    Arb #(8) a(r, g);
    Enc83 e(g, b);
endmodule
    
```

Finds the



Equality Comparator




```

module EqComp(a, b, eq);
    parameter k=8;
    input [k-1:0] a, b;
    output eq;
    wire eq;
    assign eq = (a==b);
endmodule
    
```

Magnitude Comparator



$a > b$ iff $a[i] > b[i]$ AND $a[j] = b[j]$ for $j > i$



```

module MagComp(a, b, gt);
    parameter k=8;
    input [k-1:0] a, b;
    output gt;
    wire [k-1:0] eqi = a ~ ^ b;
    wire [k-1:0] gti = a & ~ b;
    wire [k:0] gtb = {((eqi[k-1:0] & gtb[k-1:0]) | gti[k-1:0]), 1'b0};
    wire gt = gtb[k];
    
```

```

module MagComp(a, b, gt);
    parameter k=8;
    input [k-1:0] a, b;
    output gt;
    wire gt = (a > b);
endmodule
    
```

Read only Memory (ROM)



```

module ROM(read-address, dout);
    parameter data-width = 32;
    parameter addr-width = 4;
    parameter filename = "data.txt";
    input [addr-width-1:0] read-address;
    output [data-width-1:0] dout;
    reg [data-width-1:0] mem[2**addr-width-1:0];

    initial $readmemb(filename, mem);
    assign dout = mem[read-address];
endmodule
    
```

Register with load enable

- 16 Flip Flops
- Remembers
- Keeps old value if load set to 0 and takes new value if load is set to 1
- Remembers value as long as load set to 0




```

module vDFFE(clk, en, in, out);
    parameter n = 1; // width
    input clk, en;
    input [n-1:0] in;
    output [n-1:0] out;
    reg [n-1:0] out;
    wire [n-1:0] next_out;


    assign next_out = en ? in : out;

    always @(posedge clk)
        out = next_out;
endmodule
    
```

Register File




- data-in, data-out is values
- writenum, readnum are addresses



ARM

Assembly Syntax

Levels of Representation



Ex) C: a = b + c + d + e;

ARM: ADD a, b, c // add b and c and place in a
 ADD a, a, d
 ADD a, a, e

Ex) C: f = (g + h) - (i + j);

ARM: ADD t0, g, h
 ADD t1, i, j
 SUB f, t0, t1 // f = t0 - t1

Types of Memory

- ① DRAM (Dynamic)
- ② SRAM (static)
- ③ Flash memory (holds value even when powered off)

Reading from Memory

LDR R5, [R2, #8] address
 // R2 contains <val> 1000, takes that and stores it in R5
 #(<val>) is the offset to get to the right address

Bytes

- int takes up 32 bit 'word' broken up into 4-8bit bytes
 0000 0000 0000 1010
 - ARM puts LSB first in 32 bit 'word' "little endian"
 - could also put MSB first "big endian"



Writing to Memory

STR r5, [r3, #48]
 // stores the value in r5 at that address

Immediate operands

ADD r3, r3, #4
 // r3 = r3 + 4

Instruction Field


Cond	F	I	Opcode	S	Rn	Rd	Operand 2
4	2	1	4	1	4	4	12

Logical Operations

AND r5, r1, r2 // reg r5 = reg r1 & reg r2
 ORR r5, r1, r2 // reg r5 = reg r1 | reg r2
 MVN r5, r2 // reg r5 = ~reg r2
 MOV r6, r5 // reg r6 = reg r5

Branches

if (i == j) f = g + h;
 else f = g - h;



Loops

C Code { while (save[i] == k) i++; }

CMP R3, R4
 BNE Else // Branch not equal, so to Else:
 ADD r0, r2, r2 // skipped if i ≠ j
 Else: B Exit
 Else: SUB r0, r2, r2
 Exit:

ARM Assembly

Loop: ADD r12, r6, r3, LSL #2
 // r12 = address of save[i]
 LDR r0, [r12, #0]
 // Temp reg r0 = save[i]
 CMP r0, r5
 BNE Exit
 ADD r3, r3, #2
 B Loop
 Exit:

Conditional Execution

- Can eliminate branches

```

CMP R3, R4
BNE ELSE
ADD r0, r2, r2
B Exit
Else: SUB r0, r2, r2
    
```

Exit:

Hexadecimal

D ₁₀	H ₁₆	Hexadecimal → Decimal:
0	0	
1	1	(A B 0 9) ₁₆ = (43785) ₁₀
2	2	↓ ↓ ↓ ↓
3	3	16 ³ 16 ² 16 ¹ 16 ⁰
4	4	10 · 16 ³ + 11 · 16 ² + 0 · 16 + 9 · 1 = 43,785
5	5	
6	6	Decimal → Hexadecimal:
7	7	(479) ₁₀ = (1DF) ₁₆
8	8	
9	9	479 ÷ 16 = 29 (R15) → F
10	a	29 ÷ 16 = 1 (R13) → D
11	b	1 ÷ 16 = 0 (R1) → 1

Step 1

- ARM uses R0-R3 for the first 4 parameters passed

- More than 4 parameters requires using memory

main:

```

MOV R0, #1
MOV R1, #5
MOV R2, #9
MOV R3, #20
    
```

Step 2

- ARM uses branch and link BL to transfer control to subroutine
- Places address to return home to in LR (R14)

BL leaf-function

Step 5

- ARM puts the result to be returned in R0.

*Note this overwrites parameter 1 placed in R0. This is ok because we will save a copy of it on the stack

MOV R0, R4

Indirect Branches

Bx Rm

MOV PC, Rm

Function Call in ARM

Steps:

- Put parameters where function can find them
- Transfer control to the function
- * Acquire storage for function
- Perform task
- Put result where calling function can access it
- Return control to the point of origin (function might be called from many places)

C Code to Execute

```

/* main.c */
extern int leaf-example(int, int, int, int);
void main() {
    int result = leaf-example(1, 5, 9, 20);
    if (result > 10)
        ...
}

/* leaf.c */
int leaf-example(int g, int h, int i, int j) {
    int f;
    f = (g+h) - (i+j);
    return f;
}
    
```

Step 6

MOV PC, lr

- PC (R15) in ARM
- value in lr is PC address at BL+4

Terminology

Caller: makes the call ie: main

Callee: function being called ie: leaf-example

Convention:

- ARM uses Callee Saving